Nguyen Thanh N, Nguyen Dac K, Doan Duc D, Tran Trong H, Nguyen Anh T, Chu Thi Ngoc Q. Timing bottleneck characterization in an iterative Keccak-f[1600]/SHA3-256 core: An FPGA/ASIC study. vn [Internet]. 1794675600 [cited 13tháng 112026];77(9):1138-54. Available from: https://tcsj.utc.edu.vn/index.php/tcgtvt/article/view/2993