

Transport and Communications Science Journal

ELECTRON TRAPPING MECHANISM IN A MULTI-LEVEL ORGANIC FET MEMORY USING LITHIUM-ION-ENCAPSULATED FULLERENE AS THE FLOATING GATE

Cuong Manh Tran*

University of Transport and Communications, No 3 Cau Giay Street, Hanoi, Vietnam.

ARTICLE INFO

TYPE: Research Article Received: 28/5/2019 Revised: 18/6/2019 Accepted: 23/8/2019 Published online: 15/11/2019 https://doi.org/10.25073/tcsj.70.3.27 * Corresponding author Email: cuong.tran@utc.edu.vn

Abstract. We report on the electron trapping mechanism in a multi-level organic field effect transistor (OFET) memory using Lithium-ion-encapsulated fullerene ($\text{Li}^+@C_{60}$) as the floating gate. Based on the estimation of trapped electron number per each $\text{Li}^+@C_{60}$ molecule when a programming voltage was applied, the active domain of the floating gate was determined to be the surface of the $\text{Li}^+@C_{60}$ domain. An analysis of the cyclic voltammetry indicated that each $\text{Li}^+@C_{60}$ molecule can trap electrons at the trapping energy level of -4.94 and -4.49 eV. The number of trapped electron was confirmed by the ultraviolet-visible spectroscopy (UV-Vis).

Keywords: Organic field-effect transistor, Multi-level memory, Lithium-ion-encapsulated fullerene

© 2019 University of Transport and Communications

1. INTRODUCTION

Memory based on organic field-effect transistor (OFET) has received considerable attention due to its advantages such as mechanical flexibility, low-cost, and suitability for large-area fabrication [1,2]. The memory OFET could be obtained by using a ferroelectric

material as the gate dielectric layer. By programming with an applied voltage to the gate, the polarization of the gate dielectric will induce charges in the channel of the transistor, which results in the increase of the drain current (I_D) of the OFET. After the programming voltage removal, the remnant polarization will keep the $I_{\rm D}$ high, which determines the programmed state from the initial state [3,4]. Ferroelectric memory OFET with its simple structure exhibited a high performance. However, the ferroelectric material of poly (vinylidene fluoride-co-trifluoroethylene) (P(VDF-TrFE)) polymers are semi-crystalline, which makes thin layer rough. In addition, the depolarization of ferroelectric gate layer will reduce the retention time of the memory. Another method to obtain the memory effect in the OFET is an employment of a polymer electret [5,6] or a floating gate [7] as the charge trapping layer. In this concept, by programming, charges are injected from the source/drain (S/D) electrodes and then trapped at the polymer/silicon dioxide (SiO₂) interface (in the polymer electret structure) or at the floating gate (in the floating gate structure). After the programming voltage removal, the trapped charges will induce the I_D in the OFET corresponding to the memory effect. Although the memory OFETs using polymer electret are reported in many papers [5,6], the understanding of the charge trapping mechanism is still limited. In the term of floating gate memory OFET, the charges are injected into the floating gate normally by hot-carrier injection or Fowler-Nordheim tunneling [8]. Then, injected charges are trapped in the floating gate of Al, in the gold-nanoparticles (Au-NPs), or around of the hybrid composite polymer/NPs of Au [7] and zinc oxide (ZnO) [9]. A variety of researches on floating gate memory OFETs indicates that this type of memory and its operation mechanism still have attracted much research interest.

Lithium-ion-encapsulated fullerene (Li⁺@C₆₀), which contains a Li cation inside a fullerene cage, has been researched recently [10,11]. The one-electron reduction potential of Li⁺@C₆₀ is higher than that of pristine fullerene [10,11] indicated that this material is promising to accept electrons. Thus, it is high possible to use Li⁺@C₆₀ as the floating gate in the memory OFETs. In addition, the multiple reduction/oxidation peaks of Li⁺@C₆₀ suggests that the number of trapped electrons may be controlled by an applied voltage, which is the key point to fabricate a multi-level memory.

The fabrication of the multi-level memory OFETs was presented in our report. [12] These memory devices exhibited multi-level memory characteristics with the ΔV_{th} of 10, 16, 32 V after programming by an applied voltage of 150 V for 0.5, 5, and 50 seconds. The memory effect was concluded to be the trapped electron in the Li⁺@C₆₀ layer. In this article, we analyze the electron trapping mechanism of the Li⁺@C₆₀. By estimation the number of trapped electron per each Li⁺@C₆₀ molecule, we conclude that only Li⁺@C₆₀ molecules at the surface of the Li⁺@C₆₀ domains are active, in which electrons are trapped. The cyclic voltammetry (CV) of the Li⁺@C₆₀ salt was conducted to calculate the trapping site, where electrons are trapped at energy potential of -4.94 and -4.49 eV, respectively. In addition, the ultraviolet-visible spectroscopy (UV-Vis) spectra of Li⁺@C₆₀ thin film showed 2 absorption peaks at wavelength of 470 and 700 nm, which was an evidence of the trapped electrons in the Li⁺@C₆₀ molecules under an applied voltage.

2. EXPERIMENTAL

Figure 1 shows the structure of the memory OFET in this study. The fabrication process of the memory OFET could be found elsewhere in our previous report. [12] To estimate the number of trapped electron in $\text{Li}^+@C_{60}$ molecule, the density of trapped electron in the $\text{Li}^+@C_{60}$ layer (ΔN) was calculated based on the shift of the V_{th} . On the other hand, the density of $\text{Li}^+@C_{60}$ molecules in floating gate (N_{Li}) was roughly estimated based on the density of $\text{Li}^+@C_{60}$ and its distribution in this layer.

To clarify the trapping site of electrons in the $Li^+@C_{60}$ molecules, a cyclic voltammetry (CV, Autolab PGSTAT302N by Metrohm) was carried out with a solution of $Li^+@C_{60}$ bis(trifluoromethylsulfonyl)imide ($Li^+@C_{60}$ NTf₂⁻) in benzonitrile (PhCN) with a concentration of 10⁻⁴ M consists of an electrolyte of tetrabutylammonium hexafluorophostate (TBAF₆) (0.1 M). The CV measurement was conducted using the working electrode of platinum (Pt), the reference electrode of Ag/Ag⁺ and the scan rate of 100 mV·s⁻¹.



Fig. 1. Schematic structure of the memory OFET.

To confirm the electron trapping ability of $\text{Li}^+@C_{60}$, a capacitor was prepared for an absorption spectroscopy measurement (Jasco V-570 UV-Vis-NIR Spectrophotometer). On the glass substrate with indium tin oxide (ITO), an active layer of the capacitor was deposited by spin-coating at a speech of 2,500 rpm for 30 second using a solution of a mixture of $\text{Li}^+@C_{60}$ NTf₂⁻ and poly vinyl cinnamate (PVCN) (1:8) in mono chlorobenzene with a concentration of 45 mg/ml. Subsequently, the substrate was subjected into ultraviolet exposure for 20 min for photo-crosslinking, followed by dried at 140°C for 1 h. Finally, an aluminum (Al) electrode was fabricated by thermal deposition. The thickness of the Al electrode was 100 nm. Another capacitor with an active layer of PVCN was prepared under the same fabrication process for comparison.

The fabrication and the measurement processes were carried out completely in the cleaning room at Japan Advanced Institute of Science and Technology (JAIST).

3. RESULT AND DISCUSSION

3.1. Electron trapping at Li⁺@C₆₀ molecule under applied voltage

The memory characteristics of the memory OFET which was shown in Fig.1 were presented in our previous report [12]. Under a programming voltage of 150 V for 0.5, 5, and 50 seconds, the transfer curve shift to the positive gate voltage (V_G) region, causing the memory window (ΔV_{th}) of 10, 16, and 32 V, respectively. For erasing the data, a reversed

voltage of -150 V was used for 0.17, 1.7, and 17 seconds. The memory OFET behaved as a multi-level memory, which was reported in literature [13]. The origin of the memory effect was supposed to be the trapped electron in the Li⁺@C₆₀ layer. The ΔN was calculated using the equation [14].

$$\Delta N = \frac{\varepsilon \cdot \Delta V_{ih}}{d \cdot e} \tag{1}$$

where ε , *d* are the permittivity $(1.86 \times 10^{-13} \text{ F} \cdot \text{cm}^{-1})$ [15] and the thickness of the insulator Cytop, *e* is the elementary charge and ΔV_{th} is the shift of the V_{th} . Follow our previous report, the ΔN was increased with the duration of programming voltage [12].

The density of the floating gate ($N_{\rm Li}$) can be estimated from the its distribution on the SiO₂ surface and the molecular density of Li⁺@C₆₀ salt if this layer was stable after the insulator fabrication. Figure 2(a) and 2(b) show the morphology of Li⁺@C₆₀ on the SiO₂ surface before and after spin-coating the insulator of Cytop (AFM, Hitachi SPA 400). As shown in the Fig. 2a, the Li⁺@C₆₀ layer was formed as domains on the SiO₂ surface. These domains are still observed after the insulator fabrication (Fig. 2(b)). It indicated that the Li⁺@C₆₀ are stable and would act as the floating gate in the memory device. Since the Li⁺@C₆₀ domains distributed as islands on the SiO₂ surface, we assumed that the average roughness (S_a) of this surface is refer to the thickness of the floating gate. The S_a was estimated to be 8.00 nm. S. Aoyagi *et al.* reported a cubic of Li⁺@C₆₀ hexa-chloroantimonate (Li⁺@C₆₀ SbCl₆⁻) contained 4 molecules had a volume of 3,554.6 Å³. [16]. We assumed that the crystal structure of Li⁺@C₆₀ NTf₂⁻ was estimated to be 1.88 g·mol⁻¹. Based on these results, the $N_{\rm Li}$ was roughly estimated to be 9.00 × 10¹⁴ cm⁻².



Fig. 2. Morphology with a cross section profile of $Li^+@C_{60}$ layer on the SiO₂ surface (a) before and (b) after spin-coating a layer of Cytop.

Under the programming voltage of 150 V for 0.5, 5 and 50 s, count per area unit, ΔN electrons would be injected into N_{Li} Li⁺@C₆₀ molecules of the floating gate. If all Li⁺@C₆₀ molecules had trapped electrons, the average number of trapped electron per Li⁺@C₆₀ molecule would have been 2.40 × 10⁻², 3.84× 10⁻², and 7.68 × 10⁻² electrons, respectively. It indicated that electrons would not be trapped by all Li⁺@C₆₀ molecules. We proposed that only the Li⁺@C₆₀ molecules at the surface of the floating gate were active and trapped the

electrons.

3.2. Trapping site of electron in Li⁺@C₆₀

To investigate the possible number of trapped electrons into a $Li^+@C_{60}$ molecule, the CV measurement was carried out. Figure 3 shows the CV of $Li^+@C_{60}$ NTf₂⁻ (10⁻⁴ M) in the solution of PhCN containing the electrolyte of TBAPF₆ (0.1 M). The first onset electron reduction potential of $Li^+@C_{60}$ NTf₂⁻ was found to be 0.23 V and the second one was -0.22 V. It means that each $Li^+@C_{60}$ molecule can trap up to 2 electrons. From the Fig. 3, the trapped electrons can occupy at the LUMO level of -4.94 and -4.49 eV using the equation [17]

$$LUMO = -e \left[E_{onset(red)} + 4.71 \right]$$
⁽²⁾

where $E_{onset(red)}$ is the onset reduction potential, which is obtained from the reduction peak vs the reference electrodes of Ag/Ag⁺.



Potential vs Ag/AgCl (V) *Fig. 3.* CV of $Li^+@C_{60} NTf_2^-(10^{-4} M)$ recorded in PhCN containing 0.1 M TBAPF₆.



Fig. 4. UV-Vis spectra of PVCN capacitor (a) with and (b) without $Li^+@C_{60} NTf_2^-$ after applying the bias voltage.

To confirm the possible number of trapped electron per $Li^+@C_{60}$ molecule, the UV-Vis measurement was conducted. Figure 4(a) and 4(b) show the normalized UV-Vis spectra of the capacitor with an active layer of PVCN containing and without $Li^+@C_{60}$ NTf₂⁻. As shown in Fig. 4(a), the unstable signal at the wavelength between 760 and 900 nm could be the noise during measurement, which caused by the measurement system. The shift of a tumor at the wavelength between 1,000 and 1,200 nm could be due to an interference effect. Under the bias voltage of 18, 42, and 50 V, we found the increase of peaks at the wavelength of 425, 470 and 700 nm. On the other hand, the UV-Vis spectra of the sample without $Li^+@C_{60}$ NTf₂⁻ only showed the existence of the peak at the wavelength of 425 nm. It clearly indicated that the peak at the wavelength of 470 and 700 nm corresponds to the trapped electrons into $Li^+@C_{60}$ molecules under the applied voltage. Based on this result, we conclude that each $Li^+@C_{60}$ molecule could trap 2 electrons by applied voltage. These 2 electrons can receive photon energies and move to an excited state which corresponds to the absorption peaks at the wavelength of 470 and 700 nm.



Fig. 5. Trapping mechanism of electrons in the floating gate.

3.3. Operation mechanism

Figure 5 shows the proposed mechanism operation of the memory OFET. When the programming voltage was applied, the electrons were injected from the S/D electrodes, travelling through the pentacene and Cytop layer and trapped at the Li⁺@C₆₀ molecules at the surface of the floating gate. Each Li⁺@C₆₀ molecule could trap up to 2 electrons at the LUMO level of -4.94 and -4.49 eV. When the programming duration increased, the number of active Li⁺@C₆₀ molecules would increase, resulting in the increase of the trapped electron in the floating gate, causing the multi-level effect in the device [13]. When a reversed voltage was applied, the trapped electrons would de-trap since the high insulator of the SiO₂.

4. CONCLUSION

We demonstrated the operation mechanism of the multi-level memory OFET using $Li^+@C_{60}$ as a floating gate. The estimated number of trapped electrons per $Li^+@C_{60}$ molecule was calculated from the number of trapped electrons in the floating gate and the distribution of $Li^+@C_{60}$ molecules. It indicated the active $Li^+@C_{60}$ molecules are on the surface of the

floating gate. The analysis from the CV and UV-Vis measurement shows that each active $Li^+@C_{60}$ molecule could trap 2 electrons. From this research, the trapping mechanism of electrons in the floating gate of $Li^+@C_{60}$ has been clearly understood, which is the origin of the multi-level effect in our memory. We believe this result will help the evolution of the $Li^+@C_{60}$ research field, and reveals its potential for electric memory applications such as wearable devices, flying camera system, and Internet of Things applications

ACKNOWLEDGMENT

We would like to thank to Professor Hideyuki Murata (JAIST, Japan) and Professor Heisuke Sakai (Kokushikan University, Japan) for their advices and financial support for this work. In addition, this research is funded by the University of Transport and Communications under grant number T2019-DT-005.

REFERENCES

[1] T. Sekitani, T. Someya, Ambient Electronics, Jpn. J. Appl. Phys. 51, (2012) 100001.

[2] J.M. Topple, S.M. McAfee, G.C. Welch, I.G. Hill, Pivotal factors in solution-processed, non-fullerene, all small-molecule organic solar cell device optimization, Org. Electron., 27 (2015) 197-201. https://doi.org/10.1016/j.orgel.2015.09.020

[3] P. Heremans, G.H. Gelinck, R. Müller, K.-J. Baeg, D.-Y. Kim, Y.-Y. Noh, Polymer and Organic Nonvolatile Memory Devices, Chem. Mater., 23 (2011) 341-358. <u>https://doi.org/10.1021/cm102006v</u>

[4] R.C.G. Naber, B. de Boer, P.W.M. Blom, D.M. de Leeuw, Low-voltage polymer field-effect transistors for nonvolatile memories, Appl. Phys. Lett., 87 (2005) 203509. https://doi.org/10.1063/1.2132062

[5] H.E. Katz, X.M. Hong, A. Dodabalapur, R. Sarpeshkar, Organic field-effect transistors with polarizable gate insulators, J. Appl. Phys, 91 (2002) 1572. <u>https://doi.org/10.1063/1.1427136</u>

[6] K.-J. Baeg, Y.-Y. Noh, J. Ghim, S.-J. Kang, H. Lee, D.-Y. Kim, Organic Non-volatile memory based on Pentacene field-effect transistors using a polymeric gate electret, Adv. Mater., 18 (2006) 3179-3183. <u>https://doi.org/10.1002/adma.200601434</u>

[7] T. Sekitani, T. Yokota, U. Zschieschang, H. Klauk, S. Bauer, K. Takeuchi, M. Takamiya, T. Sakurai, T. Someya, Organic nonvolatile memory transistors for flexible sensor arrays, Science, 326 (2009) 1516-1519. DOI: <u>10.1126/science.1179963</u>

[8] C.-C. Shih, W.-Y. Lee, Y.-C. Chiu, H.-W. Hsu, H.-C. Chang, C.-L. Liu and W.-C. Chen, High performance transparent transistor memory devices using nano-floating gate of polymer/ZnO nanocomposites, Scientific Reports, 6 (2016) 20129. <u>https://doi.org/10.1038/srep20129</u>

[9] S.M. Sze, Kwok K. Ng, Physics of semiconductor devices, (John Wiley & Sons, 2006) 3rd ed., John Wiley & Sons, 352, 2006.

[10] Y. Kawashima, K. Ohkubo, S. Fukuzumi, Efficient charge separation on Li(+)@C60

supramolecular complexs with eletron donors, Chem. Asian J., 10 (2015) 44-54. https://doi.org/10.1002/asia.201403075

- [11] S. Fukuzumi, K. Ohkubo, Y. Kawashima, D.S. Kim, J.S. Park, A. Jana, V.M. Lynch, D. Kim, J.L. Sessler, Ion-controlled on-off switch of electron transfer from tetrathiafulvalene calix[4]pyrroles to Li+@C60, J. Am. Chem. Soc., 133 (2011) 15938-15941. <u>https://doi.org/10.1021/ja207588c</u>
- [12] C.M. Tran, H. Sakai, Y. Kawashima, K. Ohkubo, S. Fukuzumi, and H. Murata, Multi-level non-volatile organic transistor-based memory using Lithium-ion-encapsulated fullerene as a charge trapping layer, Org. Electron., 45 (2017) 234-239. <u>https://doi.org/10.1016/j.orgel.2017.03.018</u>
- [13] Rino Michelroni, Luca Crippa, Alessia Marelli, Inside NAND Flash Memories, Springer Science & Business Media, 5-6, 2010.
- [14] S.M. Sze, Kwok K. Ng, Physics of semiconductor devices, 3rd ed., John Wiley & Sons, 354, 2006.
- [15] T.T. Dao, T. Matsushima, H. Murata, Organic nonvolatile memory transistors based on fullerene and an electron-trapping polymer, Org. Electron., 13 (2012) 2709-2715. https://doi.org/10.1016/j.orgel.2012.07.041
- [16] S. Aoyagi, E. Nishibori, H. Sawa, K. Sugimoto, M. Takata, Y. Miyata, R. Kitaura, H. Shinohara, H. Okada, T. Sakai, Y. Ono, K. Kawachi, K. Yokoo, S. Ono, K. Omote, Y. Kasama, S. Ishikawa, T. Komuro, H. Tobita, A layered ionic crystal of pola Li@C60 superatoms, Nat. Chem., 2 (2010) 678-683. <u>https://doi.org/10.1038/nchem.698</u>
- [17] Sam-Shajing Sun, Larry R. Dalton, Introduction to Organic Electronic and Optoelectronic Materials and Devices, CRC Press, 189, 2008.